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Abstract— Switched-capacitor based multilevel inverters (SC 
MLIs) have received a great deal of interest that reduces the dc 
source requirement and improves the power quality. However, 
multiple dc sources and requirement of a large number of 
switches to generate a high-quality boost output are the 
fundamental issues in the SC MLIs. This paper presents a step-
up 17-level SC MLI using reduced number of switches, three 
capacitors and a single dc source. The steady-state voltage across 
the capacitors is maintained in the ratio 1:2:0.5 that contributes 
to quadruple boosting ability without using any auxiliary 
capacitor voltage balancing circuit. Besides, lower switch count in 
the conduction path and operation of 50 % of the switches at 
fundamental frequency ensures total power loss reduction in the 
proposed circuit. A comparative assessment with recently 
developed 17-level MLIs in terms of the number of components, 
gain, stress and cost factor elucidates the advantages of the 
proposed MLI. After a detailed circuit analysis and loss 
evaluation, simulations are performed to verify the step-up and 
inherent balancing features of the proposed MLI. Further, using 
both the fundamental frequency and high-frequency switching 
techniques, extensive experimental test results are presented 
under different transient conditions to validate the operational 
feasibility of the 17-level prototype.   
 
Index Terms— Multilevel inverter, reduced components, self-
voltage balance, single-source, switched-capacitor, voltage gain.  
I. INTRODUCTION 
Development of multilevel inverters (MLIs) has been a recent 
trend for a variety of low, medium and high-power 
applications [1]–[5]. This is due to the competence of MLI in 
generating a sinusoidal-like output using the combination of 
switches and dc sources. Diodes and capacitors are the 
additional components used in the MLI to strengthen 
structural flexibility. MLIs are used in different applications 
that include photovoltaic (PV) systems, electric vehicles, 
STATCOM, traction drives, high-frequency power 
distribution, etc. [5]–[7] to enhance the power quality, 
efficiency and reliability. Popular MLI topologies are the 
neutral-point clamped (NMLI), flying-capacitor MLI (FMLI) 
and cascaded H-bridge MLI (CMLI). Both the NMLI and 
FMLI are subjected to voltage balancing problems and 
collapsing of the whole module due to the series connection of 
switches [6], [8]. CMLI, on the other hand omits the 
requirement of additional clamping diodes/capacitors. 
However, the requirement of large number of semiconductor 
devices remains a concern in these MLIs for generating higher 
voltage levels at the output. Based on the requirement and 
application, CMLI can be operated using equal (symmetrical), 
unequal (asymmetrical) and varying dc sources [9], [10]. 
Symmetrical MLIs have simpler control while the 
asymmetrical structures can increase the voltage levels using 
less number of dc sources. The CMLI structure in [5] is 
equipped with capacitors in one of the modules to reduce the 
number of dc sources. Even though this circuit creates 5-levels 
at the output the boosting factor (ratio of the output voltage to 
input voltage) is still one. The voltage boosting is elemental in 
PV systems to match the output voltage with the grid/load 
requirement. 
Several structural modifications have been done in recent 
years to reduce the number of switches, dc sources, and 
control complexity [7], [11]. These structures can be broadly 
classified into two types. i.e., reduced source switched-
capacitor (SC) based boost type topologies and multi-dc non-
boosting MLIs. The switched-source and switched-diode 
MLIs without the inherent boosting feature are esteemed as 
the non-boosting type MLIs. Towards an attempt to reduce the 
number of dc source structures are developed in [12], [13]. 
The input voltage is equally distributed among the capacitors, 
which appear across the load and consequently lack the ability 
to boost the output. Circuit proposed in [14]–[16] for the 
renewable energy application uses series diodes in the 
conduction path. Thus, their operation in highly inductive 
loads is unfeasible. However, the voltage level enhancement 
integrating a floating capacitor is an additional advantage of 
the circuit proposed in [14]. An additional switch in [15] can 
eliminate the voltage spike appearing due to the inductive 
loads only in the first voltage step. The MLI presented in [17] 
is suitable for PV systems. However, the circuit requires 
multiple input sources identical to the conventional CMLI. 
The above-discussed structures embody a back-end H-bridge 
for generating the negative levels. Excluding the full bridge, 
potential non-boosting structures are disclosed in [18]–[20], 
which reduces the voltage stress significantly.   
Apart from this, significant research interest is growing in 
recent years to develop SC MLIs with inherent boosting 
ability. Voltage balancing of SCs without auxiliary sensors 
and voltage boosting without additional inductor/transformers 
makes the SC MLIs suitable for the PV applications and high-
frequency ac power distribution [8], [21]–[23]. The MLI 
topologies presented in [24]–[26] uses the same basic unit to 
generate high output voltage levels using reduced number of 
components. The basic unit consisting of one dc source and a 
capacitor can create a two-step twofold boosted output. The 
charging of the capacitor in parallel and discharging in series 
with the source enables self-voltage balancing. Single-phase 
extension of these circuits requires more number of dc 
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sources. On the other hand, this offers an opportunity to 
increase the voltage levels (17-level, 25-level, 49-level, 81-
level) by operating the MLI in symmetrical as well as 
asymmetrical modes. A novel basic module proposed in [27] 
synthesizes 9-level twofold boost output using a single dc 
source. However, the extended version of this structure 
requires multiple dc sources. SC MLI introduced in [28] 
requires a number of series-connected dc sources to obtain the 
desired output. The basic module of the disclosed structure in 
[29] can produce three-fold three-step output. However, the 
switch count and the number of dc source increase when high-
quality voltage is intended to produce at the output.     
Most recent research also involves the design of SC MLIs 
with single input even in the extended forms. Charging spike 
in SCs is addressed in [23] by developing such MLI with a 
quasi-resonant front-end structure integrated with a back-end 
full-bridge. All the capacitors are equally charged and the 
input voltage is divided among the capacitors. Consequently, 
this topology lacks in boosting the voltage. The MLI circuits 
proposed in [30], [31] reduce the voltage stress satisfyingly at 
the cost of a large number of circuit components. Research 
effort is also made in [32] to develop a single-dc hybrid NMLI 
based structure to reduce the stress on the switches while 
generating 7-level, 9-level and 11-level output. However, the 
voltage gain in 11-level inverter is limited to 2.5 times the 
input voltage. Recently configured MLIs in [22], [33], [34] 
attains high voltage gain (6 times, 4 times and 3 times) using 
lower number of components. Conventional H-bridge is not 
required in these circuits to generate the ac voltage output. 
Including further extension to the 9-level circuit proposed in 
[22] towards voltage quality improvement using a lower 
number of components, an improved SC MLI is proposed in 
this work with the following prominent features: 
i. Single dc source is required to generate a 17-level 
output. 
ii. Only 12 switches and three capacitors are used in the 
circuit. 
iii. The capacitor voltages are self-balanced without 
auxiliary sensors/closed-loop controller.  
iv. Four times boosting ability of the circuit (Vo = 4Vin). 
v. More than 50 % of switches operate at a low 
frequency; as a result switching loss is reduced. 
vi. The proposed circuit can adequately operate under 
any loading power factor (PF).  
The next section introduces the proposed topology as well 
as the capacitor sizing and self-balancing mechanism. The 
power loss analysis is discussed thoroughly in Section III. A 
comparison with the recent-art MLIs in Section IV confirms 
the structural advancement. Followed by a detailed discussion 
on the modulation scheme in Section V, Sections VI and VII 
present extensive simulation and experimental investigation, 
respectively to validate the workability of the 17-level SC 
MLI. Concluding remarks are provided in Section VII. 
II. SC MLI TOPOLOGY AND ITS OPERATIONAL PRINCIPLES 
The proposed 17-level SC MLI circuit is shown in Fig. 1. 
The proposed circuit consists of 12 switches (S1-S12), three 
capacitors (C1-C3), two diodes (D1 & D2) and a single dc 
power supply (Vin). All the switches have an anti-parallel 
diode connected across it. The circuit produces a 17-level 
quadruple boost output (0, ±0.5Vin, ±1Vin, ±1.5Vin…, ±4Vin) 
without using an H-bridge for changing the polarity. The 
switch pairs S1-S2 and S11-S12 are complementary, thus reduces 
the control complexity. The switches S5-S10 operates in 
fundamental frequency and switch pair S3-S4 operates at lower 
frequency, which results in low switching losses. In addition, 
the voltage stress across each switch in Fig. 1 implies only 
three switches S8-S10 withstands peak load voltage stress. The 
ratio of voltage across the capacitors C1, C2, and C3 
(VC1:VC2:VC3) is naturally maintained at 1:2:0.5 in the steady-
state. To verify the inherent balancing of the capacitors, the 
operation of the 17-level SC MLI is analyzed hereafter. 
 
Fig. 1. Proposed 17-level SC MLI topology 
In the positive half-cycle of the output voltage, the first 
voltage step (+0.5Vin) is produced by discharging only the 
capacitor C3. The second voltage step (+Vin) is produced by 
including the source voltage in the load current path and 
bypassing the capacitor C3. During this, the diode D1 is in 
forward conduction and the voltage across the capacitor C1 is 
clamped to Vin by turning on the switch S1. By additionally 
turning on the switch S11, the capacitor C3 voltage is again 
added with the input voltage and thus, +1.5Vin is obtained at 
the load. In the next level (+2Vin), the capacitor C1 discharges 
to the load in series with Vin by turning on switch S2 and C2 is 
charged during this instant by triggering the switch S4. The 
diode D2 is connected to avoid unwanted discharging of the 
capacitor C2. The voltage steps +2.5Vin and +3.5Vin are 
obtained by discharging the capacitor C3 as mentioned earlier. 
Discharging of C2 in series with the source produces +3Vin at 
the output and the load voltage becomes +4Vin when both the 
capacitors (C1 and C2) discharge in series with the source. In 
the negative half-cycle, the voltage steps -Vin, -2Vin, -3Vin, and 
-4Vin are produced similarly by turning on the switches (S8, 
S10, S12) instead of the switches (S7, S9, S11). The capacitor C3 
is charged during the intermediate voltage levels -0.5Vin, -
1.5Vin, -2.5Vin, and -3.5Vin. It is also worth noting that there 
always exists a path for the reverse flow of current, which 
facilitates successful operation of the proposed circuit under 
different load PF.  
Table I presents the switching states to synthesize the 17-
level output with any loading PF and the output waveform of 
the proposed SC MLI with capacitor charging-discharging 
pattern is shown in Fig. 2(a). Fig. 2(b) shows the capacitors C1 































series with the source. The capacitor C2 is charged in parallel 
with Vin+VC1 and discharges in series the accumulated energy 
(2Vin) to the load as depicted in Fig. 2(c). The capacitor C3 is 
discharged in the whole positive half-cycle and charged 
symmetrically in the negative half-cycle, thus maintaining 
0.5Vin voltage across it. Fig. 2(d) shows the equivalent circuit 
and conduction path during the intermediate voltage steps in 
the positive and negative cycle. Thus, the natural balancing 
ability of all the three capacitors is confirmed. 
 
Fig. 2. Operation of the proposed circuit (a) output pattern of the proposed SC MLI, charging-discharging operation of (b) C1, (c) C2, (d) C3 
TABLE I 
SWITCHING PATTERN OF THE PROPOSED 17-LEVEL SC MLI 




Conducting switches in 
Negative half-cycle 
S1 – S5 – S7 – S10 – S12 0 S1 – S8 – S9 – S12 
S1 – S5 – S7 – S10 – S11 ± Vin/2 S1 – S5 – S6 – S8 – S10 – S11 
S1 – S5 – S6 – S7 – S9 – S12 ± Vin S1 – S5 – S6 – S8 – S10 – S12 
S1 – S5 – S6 – S7 – S9 – S11 ± 3Vin/2 S2 – S4 – S6 – S8 – S10 – S11 
S2 – S4 – S6 – S7 – S9 – S12 ± 2Vin S2 – S4 – S6 – S8 – S10 – S12 
S2 – S4 – S6 – S7 – S9 – S11 ± 5Vin/2 S1 – S3 – S6 – S8 – S10 – S11 
S1 – S3 – S5 – S7 – S9 – S12 ± 3Vin S1 – S3 – S6 – S8 – S10 – S12 
S1 – S3 – S5 – S7 – S9 – S11 ± 7Vin/2 S2 – S3 – S8 – S10 – S11 
S2 – S3 – S5 – S7 – S9 – S12 ± 4Vin S2 – S3 – S8 – S10 – S12 
A. Steady-state switched-capacitor analysis 
Fig. 2(a) implies that the overall charging time of the 
capacitors is significantly lower than the total output voltage 
duration, attesting quick recovery of the capacitor voltages 
after the discharging period. The low parasitic resistance path 
and adequate charging instant further warrant retaining the 
desired capacitor voltage. To select the suitable capacitance, 
different factors, i.e., the largest discharging period (LDP) 
duration of the capacitors (C1 & C2), total discharging time in 
the whole positive half cycle (C3), nominal frequency, lower 
voltage ripple and type of loading, are considered. Assuming 
equal duration for all the voltage steps, the discharging 
amount of the capacitors C1–C3 can be expressed as in (1)-(3) 
considering φ is the lagging angle between the load current 
(Io) and fundamental voltage where the peak fundamental load 
current is Iomax.  
∆ = 2 ∫ sin( − )/   (1) 
∆ = 2 ∫ sin( − )/   (2) 
∆ = 4 ∫ sin( − )   (3) 
Further, based on the fundamental frequency switching output 
voltage shown in Fig. 2(a), one half-cycle (T/2) can be divided 
into sixteen time steps (t1-t16) and therewith t1, t2, t5 and t7 (in 
sec) are expressed in (5) using (4) [29]: 
=
.
=    (4) 
where Ns is the number of voltage steps and Nl is the number 
of levels in the output. 
( / ),		 ( / ),			 ( / ),		 ( / )
( / ),			 ( / ),			 ( / ),			 ( / )
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The corresponding voltage ripple (∆VrC) is expressed in (6) 
and capacitance is given in (7) considering k% voltage ripple 
in the capacitors. 
∆ = ∆      (6) 
≥ ∆ , ≥ ∆
( )
 and ≥ ∆
( . )
   (7) 
Applying (1), (2), (3) and (5), the capacitance is finally 
expressed in (8), (9) and (10). 
≥ [cos(0.9484 − ) − sin ]   (8) 
≥ [cos(0.5974 − ) − sin ]   (9) 
≥ [cos(0.0625 − ) − cos(0.1886 − )]  (10) 
Using the series-parallel charge balancing principle and with 
the selected values given in (8) and (9) considering k% of 
voltage ripple, the capacitors C1 and C2 naturally maintain the 
voltage in a 1:2 ratio. However, capacitors C3 symmetrically 
discharge and charge in the positive and negative half-cycles, 
respectively. Thereby, the self-balancing nature of C3 can also 
be verified considering any intermediate voltage steps. For 
instance, consider the equivalent circuit shown in Fig. 3 for 
the synthesis of ± 2.5Vin output voltage. The net charge (∆QC3) 
is zero, which can be expressed as follows: 
∆ = [ (+) − (−)]    (11) 
where IC3 is the current flowing through the capacitor C3. 
Assuming the net impedance Z, following expressions are 
derived from the equivalent circuit. 
(+) = =   (12) 
(−) = =   (13) 
Using (12) and (13), ∆ =  and hence, VC3 = 
0.5Vin at the steady-state. 
 
Fig. 3. Equivalent circuit of proposed circuit during Vo = ±2.5Vin 
The above deduction demonstrates the inherent voltage 
balancing and selection process of suitable capacitance in the 
proposed SC MLI. Considering about 5-7% of voltage ripple, 
the proposed circuit is developed and examined further.  
III. POWER LOSS EVALUATION FOR THE PROPOSED CIRCUIT 
Switching loss (Psl), ripple loss (Prl), and conduction loss 
(Pcl) are the three major losses associated with the SC boost 
type MLIs [23], [29], [31]. These losses are evaluated in the 
following sections for the proposed 17-level MLI. 
A. Switching loss 
The time delay between the transitions of a switching state 
produces switching power loss (Psl). The blocking voltage (VB) 
across a semiconductor switch during its off-state charges the 
built-in parasitic capacitor (Cp) linearly. Further, Cp discharges 
from the magnitude VB to zero during the on-state of the 
switch. Therefore, the energy loss (Esl) by a semiconductor 
switch for one transition state can be evaluated using (14). 
Thereby the switching power loss during the switching actions 
can be calculated using (15). 
=      (14) 
= =     (15) 
 As can be noted from Fig. 1, the switches S5-S10 block sum-
total voltage stress of 18Vin and operate in a fundamental 
frequency (considering purely resistive loading). Thus, 
considering fs and fo as the switching and fundamental 
frequencies, (15) can be further simplified as follows:  
= [18 + 7 ]   (16) 
B. Ripple loss 
Internal resistances of the capacitor and semiconductor 
devices that are in the charging path of capacitors (C) generate 
ripple loss in the SC MLI. The voltage difference (∆Vc) 
between the actual and desired voltage of the capacitor is the 
key influencing parameter of the ripple energy loss (Erl) that is 
evaluated in terms of the charging time (tc) and charging 
current (Ic).  
∆ = ∫ ( )     (17) 
= ∆      (18) 
From (17) and (18), the ripple power loss (Prl) can be 
calculated by (19). It can be observed that the larger value of 
the capacitance can minimize the Prl. However, a trade-off is 
vital between the sizing and the ripple loss due to capacitors. 
= = ∫ ( )    (19) 
C. Conduction loss 
The loss incorporated by the parasitic elements of the 
conducting devices in the load current path results in the 





































circuit for the proposed MLI for synthesizing any voltage 
level. Therein, the output current expression (Io) is given by 
(20). 
= sin = sin    (20) 
where mi is the modulation index, which is the ratio of 
reference voltage (desired value) to the maximum obtainable 
fundamental voltage and Zl is the load impedance. The 
conduction loss can be evaluated by considering the duration 
of each voltage level. For instance, the time duration (t1-t2) in 
Fig. 2(a) represents the voltage level 0.5Vin. Consequently, the 
energy loss is expressed in (21), considering the on-state 
switch resistance (Rs), the internal resistance of the capacitor 
(Rc), and forward voltage drop of the diode (VD). 
	( . ) = ∫ (4 + )    (21) 
The diode voltage drop is not included in (21) as it is in 
reverse bias during 0.5Vin. Consequently, the total conduction 
loss of the proposed MLI considering all the voltage levels is 
= 8 ∑ 	( ). , ,⋯	    (22) 
 
Fig. 4. Generalized equivalent circuit of the proposed MLI 
 
Taking into account the losses derived in (16), (19) and 
(22), the power losses and overall efficiency of the proposed 
MLI are evaluated in Section VI using (23). 
= 	
	
    (23) 
IV. COMPARATIVE EVALUATION 
To assess the advantages of the proposed SC MLI, a 
comparison is carried out in Table II with recently developed 
17-level MLI topologies based on different parameters and 
taking into account symmetrical configurations. As stated 
earlier, the compared topologies are categorized into two 
broad categories. The switched-dc or switched-diode based 
circuits basically consist of multiple dc sources and do not 
possess the boosting ability. The SC-based topologies reduce 
the source count and feature the boosting ability. A number of 
capacitors and switches are used in such circuits to produce a 
high-quality output voltage. However, the proposed circuit 
aims at reducing the number of components to produce a 17-
level output. 
Except the MLI proposed in [23], the required number of dc 
sources (Ndc) in all the non-boosting structures is more than 
one. Most of the SC MLIs also require multiple input sources 
when extended to create 17-level output, unlike the proposed 
MLI. In view of least number of switches (Nsw) and drivers 
(Ndr), the proposed circuit ranks first among other SC MLIs. 
The MLI disclosed in [14] involves fewer switches and drivers 
but at the cost of large number of dc sources. The single dc SC 
MLIs [30] and [31] do not require discrete diodes (Ndd), but 
involve a large number of switches. On the contrary, the 
proposed 17-level topology uses only two diodes. Although 
the use of capacitors supports voltage boosting, the inrush 
current increases with increase in number of capacitors. Lower 
number of capacitors (Ncap) in the proposed circuit limits the 
inrush current and increases the reliability. More number of 
switches in the conducting path increases the power loss. The 
proposed MLI is also superior among all the MLI topologies 
on account of maximum number of switches in the conduction 
(Nms) for 17-level operation. 
TABLE II 
COMPARISON OF THE SYMMETRICAL 17-LEVEL MLI TOPOLOGIES 















[12] 4 20 20 0 8 10 8 48 1 14.35 15.76 YES 
[14] 6 9 9 3 1 6 4 20 1 10.76 12.53 YES 
[15] 8 13 13 8 0 10 8 47 1 22.09 24.85 YES 
[17] 8 20 20 0 0 10 8 48 1 24.94 27.76 YES 
[18] 8 18 18 0 0 9 8 36 1 22.24 24.35 NO 
[19] 8 18 18 0 0 9 2 32 1 22.12 24 NO 
Sw
itched-capacitor 
[23] 1 18 18 8 8 10 8 56 1 3.85 4.26 YES 
B
oosting 
[24] 4 24 24 4 4 12 2 40 2 16.59 17.76 YES 
[25] 2 18 18 6 6 8 8 44 4 6.91 7.56 NO 
[26] 4 20 20 4 4 10 8 40 2 14.24 15.41 NO 
[27] 2 18 14 2 4 6 4 40 2 5.47 6.06 NO 
[29] 2 18 18 2 6 7 8 58 4 6.43 7.28 NO 
[30] 1 39 39 0 7 16 1 39 8 6.08 6.37 NO 
[31] 1 20 16 0 5 10 2 21.5 4 3.16 3.47 NO 
Proposed 1 12 12 2 3 6 4 25 4 2.30 2.67 NO 
Total standing voltage (TSV) and maximum standing 
voltage (MSV) are further evaluated for MLI topologies. TSV 
is calculated taking into account voltage stress across all the 
switches. Proposed MLI reduces the TSV to a great extent as 
the conventional full-bridge is avoided for producing ac 
output. The MLIs proposed in [31] and [14] have the 
minimum TSV. However, the former requires almost double 









a multi-dc topology that lacks the boosting ability. Proposed 
MLI has a quadruple boosting gain using minimum number of 
switches. Besides, cost factor (Cf) is chosen as a parameter to 
establish the design superiority which is defined as, 
 
= .    (24) 
The Cf is evaluated considering different values of the 
weightage coefficient δ (low for more weightage to the 
number of components and high for more weightage to the 
TSV). The proposed MLI has the least Cf among the other 
MLIs under both the conditions (δ = 0.5 and 1.5). Hence, the 
proposed MLI is a suitable alternative to the recently 
developed MLIs for obtaining high-quality output using least 
switch count. 
V. MODULATION SCHEME 
Fundamental switching control and high frequency switching 
control are the two main categories of PWM control schemes 
generally employed to verify the MLI working. Selective 
harmonic elimination switching control (SSC) is one of the 
former category of control schemes which aggressively 
eliminates the targeted lower order dominant harmonics and 
thereby maintains the highest quality of output waveforms [9], 
[11], [14], [16]. The fundamental component of staircase 
output voltage waveform in terms of Fourier series equations 
can be expressed as in (25), which is valid for any single-
phase MLI. 
= 	 cos + ⋯+ cos sin( ) (25) 
Here αp (proportional to ti), n, and Vd are the symbolic 
representation of switching angles, order of harmonics, and 
nominal value of the dc voltage, respectively. Further, p is 
directly associated with the number of voltage levels (Nl) as; 
= ( − 1)/2     (26) 
For any voltage level, the switching angle values can be 
determined within the modulation index (mi) range of [0, 1] to 
eliminate the targeted lower order harmonics from the system, 
and thus it can be regarded as the key control parameter. The 
expression of mi in terms of the fundamental and nominal dc 
voltage is given as follows: 
=
( )
, 0 ≤ ≤ 1    (27) 
The proposed MLI is designed to output a 17-level staircase 
voltage waveform. Considering the expressions (25) & (27), 
the associated non-linear equations for the MLI are given in 
(28) with the target to eliminate the 3rd to 15th order 
harmonics. To extract the optimal solutions (αp), particle 
swarm optimization algorithm (PSO) is employed taking into 
account the angle constraint in (29) and fitness function given 
in [16]. 
cos + ⋯+ cos = 8
cos 3 + ⋯+ cos 3 = 0
⋮
cos 15 + ⋯+ cos 15 = 0
   (28) 
0 < < < ⋯ < ≤ /2   (29) 
Moreover, the performance of the optimization process for the 
proposed MLI can be verified from Fig. 5. Corresponding to 
the minimum value of the fitness function (i.e., in the range 
0.9-0.94), switching angles are selected to verify the operation 
of the proposed circuit. Figure also implies that the total 
harmonic distortion (THD) level decreases with the increase in 
mi and also the fundamental value is retained at the desired 
level even under a lower mi value. This is one of the dominant 
features of the SSC technique and thus, the number of levels 
in the output voltage and current does not reduce with the 
decrease in mi although an increase in THD can be expected in 
such scenario. Besides the optimum values of the switching 
angles are chosen corresponding to the minimum fitness 
function value, a lower mi value of 0.3 is taken as reference to 
verify the SSC principle in next Section. 
 
Fig. 5. Fitness function and THD evaluation using SSC technique 
 
















Positive half cycle 
detection





S1 S2(a 1ã4 + a 6ã8)A + (a 1ã3 + a 5ã7)B + C
(a 2ã3+a 4ã5+a 6ã7+a8)(A + B) + C
(a 6)A + (a 5)B
(a 4ã6)A + (a3ã5)B
(a 1ã4 + a 6ã8)A + (a 1ã3)B + AC
(a 2ã6)A + (a1ã6)B
(A + C)          (B + C)
(a 2)A + BC










The fundamental frequency SSC scheme maintains the 
required fundamental value of the output and thus cannot 
regulate the ac output (or the voltage gain), which is generally 
required in different application of an MLI. In such a case, the 
phase-disposition PWM control (PPC) scheme [14], [19], [33] 
may be employed. In the PPC scheme, multiple carrier signals 
are compared with the reference sinusoidal signal to generate 
the PWM signals through the pulse logic decoder as shown in 
Fig. 6. In the decoder circuit, the switching logic presented in 
Table I is synthesized through the appropriate combination of 
logic gates. The PPC scheme doesn’t involve any complex 
equations to retain the fundamental component, unlike the 
SSC technique. Nevertheless, the conversion ratio of the 
proposed circuit can be varied in the range of 0.5Vin to 4Vin by 
varying the mi. 
VI. SIMULATION ANALYSIS 
The proposed 17-level MLI consisting of 12 IGBT switches 
is simulated in MATLAB/Simulink environment. The input dc 
source is considered 100 V and the inverter is operated with a 
50 Hz nominal frequency unless otherwise specified. The 
capacitance values are accordingly calculated using (8)-(10) 
and C1, C2, and C3 are chosen as 3300 μF, 4700 μF, and 2200 
μF, respectively. Using the SSC technique, the eight switching 
angles corresponding to different mi are saved in a look-up 
table for the generation of switching pulses. 
To validate the 17-level operation using the SSC technique, 
first the results are obtained in Fig. 7(a) under dynamically 
varying mi condition at constant loading of 90 Ω. The 17-level 
output is acquired even with low mi due to fundamental 
switching SSC principle, whereas the THD in the load voltage 
reduces (See Fig. 7(b)) with the increase in mi. Quadruple 
step-up ability with the inherent balancing of capacitor 
voltages VC1, VC2 and VC3 are in accordance with the 
theoretical analysis. Fig. 7(c) verifies the working under a 
change in load PF with the change in loading from 90 Ω-108 
mH to 120 Ω-108 mH. The capacitor voltage ripple decreases 
with an increase in R value for a fixed C1, C2, and C3. The 
capacitor voltages inherently settle to the original value under 
sudden variation in input from 80 V to 100 V as shown in Fig. 
7(d), which verifies the successful performance of the 
proposed SC MLI. Fig. 7(e) depicts the voltage ripple 
decreases considerably and the load current drops due to an 
increase in frequency from 50 Hz to 150 Hz (switching angles 
corresponding to 150 Hz are also saved in look-up table) in 
presence of inductive loading. Evidently, the proposed MLI 
can act as a potential high-frequency ac source for different 
applications. Fig. 7(f) shows the voltage stress across all the 
unidirectional switches are in accordance with Fig. 1. It is also 
apparent that apart from switches S1, S2, S11 and S12, all other 
switches operate at a low frequency, which thus results in low 
power loss in the circuit. 
 
      (a)                 (b)                             (c) 
   
     (d)                 (e)                          (f) 
Fig. 7. Simulation analysis, (a) Change in modulation index, (b) Harmonic analysis of the load voltage, (c) Change in loading PF, (d) Change in input voltage, 
(e) Change in nominal frequency, (f) Voltage stress across all the switches 
 
VII. EXPERIMENTAL VERIFICATION 
To verify the suitable real-time operability, a test setup of 
the proposed 17-level MLI is developed in the laboratory. A 
programmable dc supply is initially set to 100 V. As the 
output voltage is boosted to four-times the input, the RMS 
value of the load voltage is about 280 V. IGBT switches 
12N60A4D with integrated anti-parallel diodes are considered 
Vo (V), 30*Io (A), Vc1 (V), Vc2 (V), Vc3 (V)
Time (s)
mi = 0.3 to 0.94
Vo (V), 30*Io (A), Vc1 (V), Vc2 (V), Vc3 (V)
PF=0.93 to 0.96 
Time (s)
mi = 0.3 mi = 0.94
Selected order of harmonics (3rd to 15th) are 
minimized at 0.94 mi using SSC technique 
Vo (V), 30*Io (A), Vc1 (V), Vc2 (V), Vc3 (V)
Time (s)
Input steps up (Vin= 80 to 100 V)
Vo (V), 30*Io (A), Vc1 (V), Vc2 (V), Vc3 (V)
Time (s)
Fo= 50 to 150 Hz
Time (s)
VS1(V) to VS6(V) VS7(V) to VS12(V)
  
for S1-S12 and two MUR860 is used as D1 and D2. Selected 
values of the capacitance (C1-C3) are same as in simulation 
with internal resistances 36 mΩ, 18 mΩ and 54 mΩ, 
respectively. A DSP controller with Simulink interfacing is 
used to produce the switching pulses of (0-5) V. An isolated 
driver circuit built using TLP250 is then used to amplify these 
pulses (about 20 V) which drive the switches. In addition, the 
driver circuit also provides adequate isolation between the 
power circuit and control circuit. A ScopeCoder (DL850E) is 
used to capture the voltage-current waveforms and the 
performance parameters are obtained using a WT1800 power 
analyzer. 
Identical to the result shown in Fig. 7(a), experimental 
outputs are obtained with a change in mi and with fixed 
resistive loading of 90 Ω in Fig. 8(a). The desired 17-level 
output is obtained with a change in switching pulse in 
conjunction with variation in mi from 0.3 to 0.94. Further, tests 
follow considering higher mi value (0.94). The RMS value of 
load current varies from 2.9 A to 3.9 A and the PF varies from 
0.93 to 0.85 as the load changes from 90 Ω-108 mH (RL-1) to 
60 Ω-120 mH (RL-2) in Fig. 8(b). The output voltage and 
capacitor voltages are undistorted during the sudden load 
transient. Self-balancing of the capacitors in both Fig. 8(a) & 
(b) is obtained due to appropriate charging-discharging. 
Herein the capacitor currents and the source current are 
depicted in Fig. 8(c) with 90 Ω load, which implies 
symmetrical charging pattern of the capacitors in a full cycle. 
The current spikes are reduced using a small inductor (0.03 
mH) in the charging loop that is not shown in the circuit 
analysis for the sake of simplification. The captured power 
analyzer results in Fig. 8(d)-(g) shows the change in active-
reactive power (P, Q), PF (λ), phase angle (Ф), efficiency (η1), 
voltage THD and current THD. Fig. 8(d) and (e) are obtained 
in accordance with Fig. 6(a) at fixed resistive loading and 
change in mi. The THD varies with the change in mi. Fig. 8(f) 
and (g) are obtained in accordance with Fig. 8(b) with a 
change in load from RL-1 to RL-2. A proportional increase in 
the active power and change in efficiency is witnessed with 
decrease in the impedance and PF. Fig. 8(h) and (i) further 
verify the self-balancing and step-up abilities of the proposed 
circuit with sudden variation in input voltage (90 V to 100 V) 
and output frequency (150 Hz to 50 Hz), respectively. Similar 
observation as in Fig. 7(f), the voltage stress on switches is 




Fig. 8. Experimental output voltage & current waveform (a) Sudden variation in mi, (b) Change in loading PF, (c) Current through the capacitors and input 
current, (d) Parameters at mi = 0.3, (e) Parameters at mi = 0.94, (f) Parameters under RL-1, (g) Parameters under RL-2, (h) Input supply step-up, (i) Sudden 
change in output frequency, (j) Voltage stress across (S1, S2, S3, S4, S6, S9, S10, S11) 
 
To verify the adequate operation of the proposed circuit, 
experimental tests are further performed with PPC technique 
considering a switching frequency and nominal frequencies of 
2 kHz and 50 Hz, respectively. Initially, the proposed inverter 
produce a 13-level output with 0.6 mi and desired 17-level 
output is obtained as shown in Fig. 9(a) once the mi is changed 
(c)
CH1:200 V/div CH2: 5 A/div CH3: 200 V/div CH4:200 V/div CH5:200 V/div CH1:200 V/div CH2: 5 A/div CH3: 200 V/div CH4:200 V/div CH5:200 V/div
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to unity. Fig. 9(b) ascertains a clean sinusoidal load current, 
undistorted load voltage and self-balanced capacitor voltages 
with a change in loading from RL-1 to RL-2 under the PPC 
scheme. The efficiency of the prototype is further evaluated 
with corresponding output power considering pure resistive 
loading of 90 Ω. It is clear from Fig. 9(c) that the switching 
power loss, conduction loss and the ripple losses increase with 
an increase in the output power. 
 
 
Fig. 9. Experimental verification of the proposed MLI with PPC scheme (a) Change in mi, (b) Change in loading PF, (c) Efficiency and loss evaluation 
 
VIII. CONCLUSION 
This work introduced a reduced switch single-source SC MLI 
with quadruple boosting ability. Using only 12 switches and 3 
capacitors, the proposed MLI is able to synthesize a 17-level 
output with a reduced number of devices in the conducting 
path. The capacitors C1 and C2 can inherently balance the 
voltage in 1:2 ratios using the series-parallel charge balancing 
principle and the capacitor C3 self-regulates the voltage at 
0.5Vin due to symmetrical charging-discharging in a full cycle. 
Thus, the use of auxiliary voltage balancing circuit/sensors is 
avoided. The operating principles, voltage balancing ability, 
steady-state analysis of the SCs and power loss evaluation 
have been addressed thoroughly. The comparative assessment 
with recent-art 17-level structures demonstrates the benefits on 
lower number of components, minimum cost factor and no 
requirement of polarity reversal H-bridge. Simulation and 
experimental investigations of the 17-level MLI under change 
in mi, sudden change in supply voltage, change in PF and 
frequency variation fully testifies the structural operability. 
Moreover, high step-up operation with adequate inherent 
voltage balancing without additional dc-dc converter makes 
the proposed MLI suitable for PV applications. 
ACKNOWLEDGMENT 
This work has been conducted as part of the research 
project ‘Joint UK-India Clean Energy Centre (JUICE)’ which 
is funded by the RCUK's Energy Programme (contract 
no: EP/P003605/1). The projects funders were not directly 
involved in the writing of this article. 
REFERENCES 
[1] M. di Benedetto, A. Lidozzi, L. Solero, F. Crescimbini, and P. J. 
Grbović, “Five-Level E-Type Inverter for Grid-Connected 
Applications,” IEEE Transactions on Industry Applications, vol. 54, 
no. 5, pp. 5536–5548, Sep. 2018. 
[2] J. Muñoz, P. Gaisse, C. Baier, M. Rivera, R. Gregor, and P. Zanchetta, 
“Asymmetric multilevel topology for photovoltaic energy injection to 
microgrids,” in 2016 IEEE 17th Workshop on Control and Modeling 
for Power Electronics (COMPEL), 2016, pp. 1–6. 
[3] L. Tarisciotti, P. Zanchetta, A. Watson, S. Bifaretti, and J. C. Clare, 
“Modulated Model Predictive Control for a Seven-Level Cascaded H-
Bridge Back-to-Back Converter,” IEEE Transactions on Industrial 
Electronics, vol. 61, no. 10, pp. 5375–5383, Oct. 2014. 
[4] A. Edpuganti and A. K. Rathore, “A Survey of Low Switching 
Frequency Modulation Techniques for Medium-Voltage Multilevel 
Converters,” IEEE Transactions on Industry Applications, vol. 51, no. 
5, pp. 4212–4228, Sep. 2015. 
[5] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “DC–AC 
Cascaded H-Bridge Multilevel Boost Inverter With No Inductors for 
Electric/Hybrid Electric Vehicle Applications,” IEEE Transactions on 
Industry Applications, vol. 45, no. 3, pp. 963–970, May 2009. 
[6] N. Sandeep and U. R. Yaragatti, “Operation and Control of an 
Improved Hybrid Nine-Level Inverter,” IEEE Transactions on 
Industry Applications, vol. 53, no. 6, pp. 5676–5686, Nov. 2017. 
[7] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, 
“Recently Developed Reduced Switch Multilevel Inverter for 
Renewable Energy Integration and Drives Application: Topologies, 
Comprehensive Analysis and Comparative Evaluation,” IEEE Access, 
vol. 7, pp. 54888–54909, 2019. 
[8] N. Sandeep and U. R. Yaragatti, “A Switched-Capacitor-Based 
Multilevel Inverter Topology With Reduced Components,” IEEE 
Transactions on Power Electronics, vol. 33, no. 7, pp. 5538–5542, Jul. 
2018. 
[9] M. Srndovic, A. Zhetessov, T. Alizadeh, Y. L. Familiant, G. Grandi, 
and A. Ruderman, “Simultaneous Selective Harmonic Elimination and 
THD Minimization for a Single-Phase Multilevel Inverter With 
Staircase Modulation,” IEEE Transactions on Industry Applications, 
vol. 54, no. 2, pp. 1532–1541, Mar. 2018. 
[10] E. E. Espinosa et al., “A New Modulation Method for a 13-Level 
Asymmetric Inverter Toward Minimum THD,” IEEE Transactions on 
Industry Applications, vol. 50, no. 3, pp. 1924–1933, May 2014. 
[11] K. P. Panda, P. R. Bana, and G. Panda, “FPA Optimized Selective 
Harmonic Elimination PWM Technique Application in Reduced 
Switch Count Multilevel Inverter,” in 2018 IEEE International 
Conference on Power Electronics, Drives and Energy Systems 
(PEDES), 2018, pp. 1–6. 
[12] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, “Extended multilevel 
converters: an attempt to reduce the number of independent DC 
voltage sources in cascaded multilevel converters,” IET Power 
Electronics, vol. 7, no. 1, pp. 157–166, Jan. 2014. 
[13] C. Hsieh, T. Liang, S. Chen, and S. Tsai, “Design and Implementation 
of a Novel Multilevel DC–AC Inverter,” IEEE Transactions on 
Industry Applications, vol. 52, no. 3, pp. 2436–2443, May 2016. 
[14] P. R. Bana, K. P. Panda, and G. Panda, “Power Quality Performance 
Evaluation of Multilevel Inverter With Reduced Switching Devices 
and Minimum Standing Voltage,” IEEE Transactions on Industrial 
Informatics, vol. 16, no. 8, pp. 5009–5022, Aug. 2020. 
[15] L. Wang, Q. H. Wu, and W. Tang, “Novel Cascaded Switched-Diode 
Multilevel Inverter for Renewable Energy Integration,” IEEE 
Transactions on Energy Conversion, vol. 32, no. 4, pp. 1574–1582, 
Dec. 2017. 
[16] K. P. Panda, P. R. Bana, and G. Panda, “FPA Optimized Selective 
Harmonic Elimination in Symmetric–Asymmetric Reduced Switch 
Cascaded Multilevel Inverter,” IEEE Transactions on Industry 
Applications, vol. 56, no. 3, pp. 2862–2870, May 2020. 
[17] S. S. Lee, B. Chu, N. R. N. Idris, H. H. Goh, and Y. E. Heng, 
“Switched-Battery Boost-Multilevel Inverter with GA Optimized 
SHEPWM for Standalone Application,” IEEE Transactions on 
Industrial Electronics, vol. 63, no. 4, pp. 2133–2142, Apr. 2016. 
[18] J. S. M. Ali et al., “A New Generalized Multilevel Converter 
Topology Based on Cascaded Connection of Basic Units,” IEEE 










400 600 800 1000 1200
























   200kS/s     5ms/div
AcqMode : Normal
   200kS/s     5ms/div
 
Journal of Emerging and Selected Topics in Power Electronics
1, 2018. 
[19] K. K. Gupta and S. Jain, “A Novel Multilevel Inverter Based on 
Switched DC Sources,” IEEE Transactions on Industrial Electronics
vol. 61, no. 7, pp. 3269–3278, Jul. 2014. 
[20] M. Sharifzadeh, H. Vahedi, and K. Al-Haddad, “New Constraint in 
SHE-PWM for Single-Phase Inverter Applications,” 
Transactions on Industry Applications, vol. 54, no. 5, pp. 4554
Sep. 2018. 
[21] H. K. Jahan, M. Abapour, and K. Zare, “Switched
Single-Source Cascaded H-Bridge Multilevel Inverter Featuring 
Boosting Ability,” IEEE Transactions on Power
no. 2, pp. 1113–1124, Feb. 2019. 
[22] K. P. Panda, P. R. Bana, and G. Panda, “A Single Source Switched
Capacitor Based Multilevel Inverter for Photovoltaic Application,” in 
2020 IEEE International Conference on Power Electronics, Sma
Grid and Renewable Energy (PESGRE2020), Kerala, India, 2020, pp. 
1–6. 
[23] J. Zeng, J. Wu, J. Liu, and H. Guo, “A Quasi
Capacitor Multilevel Inverter With Self-Voltage Balancing for Single
Phase High-Frequency AC Microgrids,” IEEE Tran
Industrial Informatics, vol. 13, no. 5, pp. 2669–2679, Oct. 2017.
[24] E. Babaei and S. S. Gowgani, “Hybrid Multilevel Inverter Using 
Switched Capacitor Units,” IEEE Transactions on Industrial 
Electronics, vol. 61, no. 9, pp. 4614–4621, Sep. 20
[25] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi, and G. B. 
Gharehpetian, “New High Step-Up Multilevel Converter Topology 
With Self-Voltage Balancing Ability and Its Optimization Analysis,” 
IEEE Transactions on Industrial Electronics, vol.
7070, Sep. 2017. 
[26] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. 
Sabahi, “A New Cascaded Switched-Capacitor Multilevel Inverter 
Based on Improved Series–Parallel Conversion With Less Number of 
Components,” IEEE Transactions on Industrial Electronics
no. 6, pp. 3582–3594, Jun. 2016. 
[27] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. M. Kojabadi, and F. 
Blaabjerg, “A New Boost Switched-Capacitor Multilevel Converter 
With Reduced Circuit Devices,” IEEE Transa
Electronics, vol. 33, no. 8, pp. 6738–6754, Aug. 2018.
[28] S. S. Lee, K.-B. Lee, I. M. Alsofyani, Y. Bak, and J. F. Wong, 
“Improved Switched-Capacitor Integrated Multilevel Inverter With a 
DC Source String,” IEEE Transactions on Industry A
55, no. 6, pp. 7368–7376, Nov. 2019. 
[29] T. Roy and P. K. Sadhu, “A Step-up Multilevel Inverter Topology 
using Novel Switched Capacitor Converters with Reduced 
Components,” IEEE Transactions on Industrial Electronics
2020. 
[30] A. Taghvaie, J. Adabi, and M. Rezanejad, “A Self
Multilevel Inverter Based on Switched-Capacitor Structure,” 
Transactions on Power Electronics, vol. 33, no. 1, pp. 199
2018. 
[31] W. Lin, J. Zeng, J. Liu, Z. Yan, and R. Hu, “Generalized Symmetrical 
Step-Up Multilevel Inverter Using Crisscross Capacitor Units,” 
Transactions on Industrial Electronics, pp. 1–1, 2019.
[32] S. S. Lee, C. S. Lim, and K.-B. Lee, “Novel Active
Clamped Inverters With Improved Voltage-Boosting Capability,” 
IEEE Transactions on Power Electronics, vol. 35, no. 6, pp. 5978
5986, Jun. 2020. 
[33] K. P. Panda, P. R. Bana, and G. Panda, “A Switched
Balanced High-Gain Multilevel Inverter Employing a Single DC 
Source,” IEEE Transactions on Circuits and Systems II: Express 
Briefs, vol. 67, no. 12, pp. 3192–3196, Dec. 2020.
[34] K. P. Panda, P. R. Bana, and G. Panda, “A Reduced Device Count 
Single DC Hybrid Switched-Capacitor Self-Balanced Inverter,” 
Transactions on Circuits and Systems II: Express Briefs
3, pp. 978–982, Mar. 2021. 
 
 
Kaibalya Prasad Panda (S’18) 
degree in electrical and electronics engineering from the 
Dr. M.G.R. University, Chennai, India, in 2011 and the 
M.Tech. degree in power electronics and drives 
specialization from the KIIT University, Bhubaneswar, 
India, in 2013. He is currently working toward th














 64, no. 9, pp. 7060–
, vol. 63, 
ctions on Power 
 
pplications, vol. 











, vol. 68, no. 
received the B.Tech. 
e Ph.D. 
National Institute of Technology Meghalaya, Shillong, India. 
interests include reduced switch multilevel 
control and photovoltaic system applications.
He was a visiting scholar with the University of Warwick, U.K., during 
January to March 2019, funded through the Joint UK
(JUICE) two months exchange program scheme. He was recipient of Prof. 
Subhasis Nandi Student Travel Awards for Power Electron
Energy Systems (PEDES 2018) conference and IAS Travel grant for Power 
Electronics, Smart Grid and Renewable Energy (PESGRE 2020) conference. 
He is a regular Reviewer of several IEEE and IET Journals.
 
Prabhat Ranjan Bana
degree in electrical engineering from the PMEC, 
Berhampur, India, in 2016, and the M.Tech. degree in 
power and energy systems specialization from the NIT 
Meghalaya, Shillong, India, in 2019, where he was also 
a Research Associate from July 2019 t
He is currently a Ph.D. Scholar in the Department of 
Electric Power Engineering, NTNU, Norway. His 
research interests include multilevel inverters, photovoltaic systems, and 
power quality. 
 
Oleh Kiselychnyk (M’15) 
degrees in electrical engineering and au
the National Technical University of Ukraine “Kyi
Polytechnic Institute” (NTUU “KPI”), in 1993 and 1997, 
respectively. He is currently an Associate Professor in 
the School of Engineering, University of Warwick, 
Coventry, U.K. From 2002 until 2012, h
of the Department of Elec
He was also a Visit
University of Utah, Salt Lake City, UT, USA, in 2009, 
and a Visiting German Academic Exchange Service Researcher at th
Hamburg University of Technology, Hamburg, Germany, in 2008.
research interests include control of electrical motors and generators, 
electronic converters and automation of industrial installations
 
Jihong Wang (M’06–SM’12) received 
and Master’s Degrees in Electrical Engineering from 
Wuhan University of Technology
University of Technology, China, respectively. She 
obtained the Ph.D. degree from Coventry University, 
U.K., in 1995. She is currently a Professor in Electrical 
Power and Control Engineering with the School of 
Engineering, University of Warwi
research interests include nonlinear system control, power system modelling 
and control, energy storage and grid integration. 
the IEEE/ASME Transactions on Mechatronics and is
IEEE Journal of Emerging and Selected Topics in Industrial Electronics
 
Gayadhar Panda
bachelor’s degree in electrical engineering from the 
Institute of Engineer
degree in power electronics from Bengal 
Engineering College (presently IIEST), Shibpur, 
India, and the Ph.D. degree in electrical engineering 
from Utkal University, Bhubaneswar, India, in 1996, 
1998, and 2007, respectively. 
He is currently a Professor with the Department of Electrical Engineering, 
National Institute of Technology, Meghalaya, India. He has served as Head of 
the department and Chairman of various committees at institute level. He is 
also currently looking after Dean academic affairs (AA) at NIT Meghalaya. 
He has more than 20 years of teaching experience. His current research 
interests include automatic generation control, stability improvements using 
flexible alternating current transmission system devices, pow




inverter design, power quality 
 
-India Clean Energy 
ics, Drives and 
 
 (S’19) received the B.Tech. 
o February 2020. 
received the M.Sc. and Ph.D. 
tomation from 
v 
e was a Docent 
trical Drives of NTUU “KPI.” 
ing Fulbright Scholar at the 
e 




 and Shandong 
ck, UK. Her current 
She was Technical Editor for 
 Associate Editor to the 
. 
 (M’07–SM’19) received the 
s, Kolkata, India, the Master’s 
 
er quality, power 
 
